Related keyword
74AC11008PWR Datasheet
74AC11008PWR Cross Reference
74AC11008PWR Schematic
74AC11008PWR Distributor
74AC11008PWR Datenblatt
74AC11008PWR RoHS
74AC11008PWR Equivalent
74AC11008PWR Application Notes
74AC11008PWR Data Sheet
74AC11008PWR component
74AC11008PWR Fiche Technique
74AC11008PWR Circuit
Flow-Through Architecture Optimizes PCB Layout
Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise
EPICE (Enhanced-Performance Implanted CMOS) 1-mm Process
500-mA Typical Latch-Up Immunity at 125°C
Package Options Include Plastic Small-Outline (D) and Thin Shrink Small-Outline (PW) Packages, and Standard Plastic 300-mil DIPs (N)
description
This device contains four independent 2-input AND gates. It performs the Boolean function Y A • B or Y AB in positive logic.
The 74AC11008 is characterized for operation from –40°C to 85°C.
Click to view :
74AC11008PWR.pdf
